[chbot] Anyone have a spare Xilinx FPGA programming cable?

[Yani Dubin]

I have a Virtex-4 eval board and a freshly synthesized bitfile with a
Sparc V8 core rearing to go. What I completely lack is any way to
instigate the awkward introduction between the two.